PE83342
Military Operating Temperature Range

2.7 GHz Integer-N PLL with Field-Programmable EEPROM

Features

- Field-programmable EEPROM for self-starting applications
- Standard 2.7 GHz operation
- ÷10/11 dual modulus prescaler
- Internal phase detector
- Serial programmable
- Low power — 30 mA at 3 V
- Ultra-low phase noise
- Available in 24-lead Plastic TSSOP package

Product Description

Peregrine's PE883342 is a high performance integer-N PLL with embedded EEPROM capable of frequency synthesis up to 2.7 GHz with a speed-grade option to 3.0 GHz. The EEPROM allows designers to permanently store control bits, allowing easy configuration of self-starting synthesizers. The superior phase noise performance of the PE83342 is ideal for applications such as wireless base stations, fixed wireless, PMR, UAV, and RF instrumentation systems.

The PE83342 features a ÷10/11 dual modulus prescaler, counters, and a phase comparator as shown in Figure 1. Counter values are programmable through a three-wire serial interface.

The PE83342 is optimized for stringent military applications. Fabricated in Peregrine's patented UTSi® (Ultra Thin Silicon) CMOS technology, the PE83342 offers excellent RF performance with the economy and integration of conventional CMOS.

Figure 1. Block Diagram

Figure 2. Pin Configurations

24-lead TSSOP

V_{DD}	1	24	f_r
GND	2	23	GND
$\overline{ENH}$	3	22	EESel
S_WR	4	21	PD_U
Data	5	20	PD_D
Clock	6	19	V_{DD}
GND	7	18	Dout
FSel	8	17	LD
E_WR	9	16	EELoad
V_{PP}	10	15	Cext
V_{DD}	11	14	GND
F_{in}	12	13	$\overline{F_{in}}$

Table 1. Pin Descriptions

Pin No. TSSOP	Pin No. MLPQ	Pin Name	Type	Description
1	19	V_{DD}	(Note 1)	Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing required.
2		GND	(Note 2)	Ground.
3	20	$\overline{ENH}$	Input	Enhancement mode control line. When asserted LOW, enhancement register bits are functional. Internal 70kΩ pull-up resistor.
4	1	S_WR	Input	Secondary Register WRITE input. Primary Register contents are copied to the Secondary Register on S_WR rising edge. Also used to control Serial Port operation and EEPROM programming.
5	2	Data	Input	Binary serial data input. Input data entered LSB (B_0) first.
6	3	Clock	Input	Serial clock input. Data is clocked serially into the 20-bit Primary Register, the 20-bit EE Register, or the 8-bit Enhancement Register on the rising edge of Clock. Also used to clock EE Register data out Dout port.
7		GND	(Note 2)	Ground.
8	4	FSel	Input	Frequency Register selection control line. Internal 70kΩ pull-down resistor.
9	5	E_WR	Input	Enhancement Register write enable. Also functions as a Serial Port control line. Internal 70kΩ pull-down resistor.
10	6	V_{PP}	Input	EEPROM erase/write programming voltage supply pin. Requires a 100pF bypass capacitor connected to GND.
11	7	V_{DD}	(Note 1)	Same as pin 1.
12	8	F_{in}	Input	Prescaler input from the VCO.
13	9	$\overline{F_{in}}$	Input	Prescaler complementary input. A series 50 Ω resistor and DC blocking capacitor should be placed as close as possible to this pin and connected to the ground plane.
14		GND	(Note 2)	Ground.
15	10	C_{EXT}	Output	Logical "NAND" of PD_U and PD_D terminated through an on-chip, 2kΩ series resistor. Connecting C_{EXT} to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD.
16	11	EELoad	Input	Control line for Serial Data Port, Frequency Register selection, EE Register parallel loading, and EEPROM programming. Internal 70kΩ pull-down resistor.
17	12	LD	Output, OD	Lock detect output, an open-drain logical inversion of C_{EXT}. When the loop is in lock, LD is high impedance; otherwise, LD is a logic LOW.

Pin No. TSSOP	Pin No. MLPQ	Pin Name	Type	Description
18	13	Dout	Output	Data out function. Dout is defined with the Enhancement Register and enabled with ENH.
19	14	V_{DD}	(Note 1)	Same as pin 1.
20	15	PD_D	Output	Phase detector output. PD_D pulses negatively when fp leads fc.
21	16	PD_U	Output	Phase detector output. PD_U pulses negatively when fc leads fp.
22	17	EESel	Input	Control line for Frequency Register selection, EE Register parallel loading, and EEPROM programming. Internal 70kΩ pull-up resistor.
23		GND	(Note 2)	Ground.
24	18	f_r	Input	Reference frequency input.

Notes 1: V_{DD} pins 1, 11, and 19 (TSSOP) are connected by diodes and must be supplied with the same positive voltage level.

    2: Ground connections are made through the exposed solder pad. The solder pad must be soldered to the ground plane for proper operation.

Table 2. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	−0.3	+4.0	V
V_I	Voltage on any digital input	−0.3	V_{DD}+0.3	V
T_{Stg}	Storage temperature range	−65	+85	°C

Table 3. Operating Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	2.85	3.15	V
T_A	Operating ambient temperature range	-55	85	°C

Table 4. ESD Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{ESD}	ESD voltage human body model (Note 1)		1000	V
V_{ESD} (V_{PP})	ESD voltage human body model (Note 1)		200	V

Note 1: Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

Electrostatic Discharge (ESD) Precautions

When handling this UTSi device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in table 4.

Latch-Up Avoidance

Unlike conventional CMOS devices, UTSi CMOS devices are immune to latch-up.

Table 5. DC Characteristics

V_{DD} = 3.0 V, -55° C < T_A < 85° C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_{DD}	Operational supply current; Prescaler enabled	V_{DD} = 2.85 to 3.15 V		20		mA
Digital Inputs: S_WR, Data, Clock						
V_{IH}	High-level input voltage	V_{DD} = 2.85 to 3.15 V	0.7 x V_{DD}			V
V_{IL}	Low-level input voltage	V_{DD} = 2.85 to 3.15 V			0.3 x V_{DD}	V
I_{IH}	High-level input current	V_{IH} = V_{DD} = 3.15 V			+1	μA
I_{IL}	Low-level input current	V_{IL} = 0, V_{DD} = 3.15 V	-1			μA
Digital inputs: ENH, EESel (contains a 70 kΩ pull-up resistor)						
V_{IH}	High-level input voltage	V_{DD} = 2.85 to 3.15 V	0.7 x V_{DD}			V
V_{IL}	Low-level input voltage	V_{DD} = 2.85 to 3.15 V			0.3 x V_{DD}	V
I_{IH}	High-level input current	V_{IH} = V_{DD} = 3.15 V			+1	μA
I_{IL}	Low-level input current	V_{IL} = 0, V_{DD} = 3.15 V	-100			μA
Digital inputs: FSel, EELoad, E_WR (contains a 70 kΩ pull-down resistor)						
V_{IH}	High-level input voltage	V_{DD} = 2.85 to 3.15 V	0.7 x V_{DD}			V
V_{IL}	Low-level input voltage	V_{DD} = 2.85 to 3.15 V			0.3 x V_{DD}	V
I_{IH}	High-level input current	V_{IH} = V_{DD} = 3.15 V			+100	μA
I_{IL}	Low-level input current	V_{IL} = 0, V_{DD} = 3.15 V	-1			μA
EE Memory Programming Voltage and Current: V_{PP}, I_{PP}						
V_{PP}_WRITE	EEPROM write voltage			12.5		V
V_{PP}_ERASE	EEPROM erase voltage			-8.5		V
I_{PP}_WRITE	EEPROM write cycle current				30	mA
I_{PP}_ERASE	EEPROM erase cycle current		-10			mA
Reference Divider input: f_r						
I_{IHR}	High-level input current	V_{IH} = V_{DD} = 3.15 V			+100	μA
I_{ILR}	Low-level input current	V_{IL} = 0, V_{DD} = 3.15 V	-100			μA
Counter output: Dout						
V_{OLD}	Output voltage LOW	I_{out} = 6 mA			0.4	V
V_{OHD}	Output voltage HIGH	I_{out} = -3 mA	V_{DD} - 0.4			V
Lock detect outputs: (C_{EXT}, LD)						
V_{OLC}	Output voltage LOW, C_{EXT}	I_{out} = 0.1 mA			0.4	V
V_{OHC}	Output voltage HIGH, C_{EXT}	I_{out} = -0.1 mA	V_{DD} - 0.4			V
V_{OLLD}	Output voltage LOW, LD	I_{out} = 1 mA			0.4	V

File No. 70/0116~00C | UTSi ® CMOS RFIC SOLUTIONS

Table 6. AC Characteristics

V_{DD} = 3.0 V, -55° C < T_A < 85° C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Max	Units
Control Interface and Registers (see Figure 3)					
f_{Clk}	Serial data clock frequency	(Note 1)		10	MHz
t_{ClkH}	Serial clock HIGH time		30		ns
t_{ClkL}	Serial clock LOW time		30		ns
t_{DSU}	Data set-up time to Clock rising edge		10		ns
t_{DHLD}	Data hold time after Clock rising edge		10		ns
t_{PW}	S_WR pulse width		30		ns
t_{CWR}	Clock rising edge to S_WR rising edge		30		ns
t_{CE}	Clock falling edge to E_WR transition		30		ns
t_{WRC}	S_WR falling edge to Clock rising edge		30		ns
t_{EC}	E_WR transition to Clock rising edge		30		ns
EEPROM Erase/Write Programming (see Figures 4 & 5)					
t_{EESU}	EELoad rising edge to V_{PP} rising edge		500		ns
t_{EEPW}	V_{PP} pulse width		25	30	ms
t_{VPP}	V_{PP} pulse rise and fall times	(Note 2)	1		μs
Main Divider (Including Prescaler)					
F_{In}	Operating frequency		300	2700	MHz
P_{Fin}	Input level range	External AC coupling	-5	5	dBm
Main Divider (Prescaler Bypassed)					
F_{In}	Operating frequency	(Note 3)	50	270	MHz
P_{FIn}	Input level range	External AC coupling (Note 4)	-5	5	dBm
Reference Divider					
f_r	Operating frequency	(Note 4)		100	MHz
P_{fr}	Reference input power (Note 4)	Single ended input	-2		dBm
Phase Detector					
f_c	Comparison frequency	(Note 5)		20	MHz
SSB Phase Noise (F_{in} = 1.3 GHz, f_r = 10 MHz, f_c = 1.25 MHz, LBW = 70 kHz, V_{DD} = 3.0 V, Temp = -40° C)					
	100 Hz Offset			-75	dBc/Hz
	1 kHz Offset			-85	dBc/Hz

Note 1: f_{Clk} is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify f_{Clk} specification.

Note 2: Rise and fall times of the V_{PP} programming voltage pulse must be greater than 1 μs.

Note 3: CMOS logic levels can be used to drive F_{In} input if DC coupled and used in Prescaler Bypass mode. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum phase noise performance, the reference input falling edge rate should be faster than 80 mV/ns. No minimum frequency limit exists when operated in this mode.

Note 4: CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum phase noise performance, the reference input falling edge rate should be faster than 80 mV/ns.

Note 5: Parameter is guaranteed through characterization only and is not tested.

Functional Description

The PE83342 consists of a dual modulus prescaler, three programmable counters, a phase detector and control logic with EEPROM memory (see Figure 1).

The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the state of the internal modulus select logic. The R and M counters divide the reference and prescaler outputs by integer values stored in one of three selectable registers. The modulus select logic uses the 4-bit A counter.

The phase-frequency detector generates up and down frequency control signals and are also used to enable a lock detect circuit.

Frequency control data is loaded into the device via the Serial Data Port, and can be placed in three separate frequency registers. One of these registers (EE register) is used to load from and write to the non-volatile 20-bit EEPROM.

Various operational and test modes are available through the enhancement register, which is only accessible through the Serial Data Port (it cannot be loaded from the EEPROM).

Main Counter Chain

The main counter chain divides the RF input frequency, F_{in}, by an integer derived from the user-defined values in the M and A counters. It operates in two modes:

High Frequency Mode

Setting PB (prescaler bypass) LOW enables the ÷10/11 prescaler, providing operation to 2.7 GHz. In this mode, the output from the main counter chain, f_p, is related to the VCO frequency, F_{in}, by the following equation:

$$f_p = F_{in} \, / \, [10 \times (M + 1) + A] \qquad (1)$$
$$\text{where } 0 \leq A \leq 15 \text{ and } A \leq M + 1; \; 1 \leq M \leq 511$$

When the loop is locked, F_{in} is related to the reference frequency, f_r, by the following equation:

$$F_{in} = [10 \times (M + 1) + A] \times (f_r \, / \, (R+1)) \qquad (2)$$
$$\text{where } 0 \leq A \leq 15 \text{ and } A \leq M + 1; \; 1 \leq M \leq 511$$

A consequence of the upper limit on A is that F_{in} must be greater than or equal to $90 \times (f_r \, / \, (R+1))$ to obtain contiguous channels. Programming the M counter with the minimum value of 1 will result in a minimum M counter divide ratio of 2.

Programming the M and A counters with their maximum values provides a divide ratio of 5135.

Prescaler Bypass Mode

Setting the PB bit of a frequency register HIGH allows F_{in} to bypass the ÷10/11 prescaler. In this mode, the prescaler and A counter are powered down, and the input VCO frequency is divided by the M counter directly. The following equation relates F_{in} to the reference frequency f_r:

$$F_{in} = (M + 1) \times (f_r \, / \, (R+1)) \qquad (3)$$
$$\text{where } 1 \leq M \leq 511$$

Reference Counter

The reference counter chain divides the reference frequency, f_r, down to the phase detector comparison frequency, f_c.

The output frequency of the 6-bit R Counter is related to the reference frequency by the following equation:

$$f_c = f_r \, / \, (R + 1) \qquad (4)$$
$$\text{where } 0 \leq R \leq 63$$

Note that programming R with 0 will pass the reference frequency, f_r, directly to the phase detector.

Phase Detector

The phase detector is triggered by rising edges from the main counter (f_p) and the reference counter (f_c). It has two outputs, PD_U, and PD_D. If the divided VCO leads the divided reference in phase or frequency (f_p leads f_c), PD_D pulses LOW. If the divided reference leads the divided VCO in phase or frequency (f_c leads f_p), PD_U pulses LOW. The width of either pulse is directly proportional to the phase offset between the f_p and f_c signals.

File No. 70/0116~00C | UTSi ® CMOS RFIC SOLUTIONS

Lock Detect Output

A lock detect signal is provided at pin LD, via the pin C_{EXT} (see Figure 1). C_{EXT} is the logical "NAND" of PD_U and PD_D waveforms, driven through a series 2k ohm resistor. When the loop is locked, this output will be HIGH with narrow pulses LOW. Connecting C_{EXT} to an external shunt capacitor provides integration of this signal.

The C_{EXT} signal is sent to the LD pin through an internal inverting comparator with an open drain output. Thus LD is an "AND" function of PD_U and PD_D.

Serial Data Port

The Serial Data Port allows control data to be entered into the device. This data can be directed into one of three registers: the Enhancement register, the Primary register, and the EE register. Table 7 defines the control line settings required to select one of these destinations.

Input data presented on pin 5 (Data) is clocked serially into the designated register on the rising edge of Clock. Data is always loaded LSB (B_0) first into the receiving register. Figure 3 defines the timing requirements for this process.

Table 7. Serial Interface

S_WR	E_WR	EELoad	Register Loaded
0	0	0	Primary Register
0	1	0	Enhancement Register
0	X	1	EE Register

Figure 3. Serial Interface Timing Diagram

Frequency Registers

There are three independent frequency registers, any one of which can be selected to control the operation of the device. Each register is 20 bits in length, and provides data to the three counters and the prescaler bypass control. Table 8 defines these bit assignments.

Primary Register

The Primary Register is a serial shift register, loaded through the Serial Data Port. It can be selected to control the PLL as shown in Table 9. It is not buffered, thus when this register is selected to control the PLL, its data is continuously presented to the counters during a load operation.

This register is also used to perform a parallel load of data into the Secondary Register.

Secondary Register

The Secondary Register is a parallel-load register. Data is copied into this register from the Primary Register on the rising edge of S_WR, according to the timing diagrams shown in Figure 3. It can be selected to control the PLL as shown in Table 9.

EE Register

The EE Register is a serial/parallel-in, serial/parallel-out register, and provides the interface to the EEPROM. It is loaded from the Serial Data Port to provide the parallel data source when writing to the EEPROM. It also accepts stored data from the EEPROM for controlling the PLL.

Serial loading of the EE Register is done as shown in Table 7 and Figure 3. Parallel loading of the register from EEPROM is accomplished as shown in Table 10.

The EE register can be selected to control the PLL as shown in Table 9. Note that it cannot be selected to control the PLL using data that has been loaded serially. This is because it must first go through one of the two conditions in Table 10 that causes the EEPROM data to be copied into the EE Register. The effect of this is that only EEPROM data is used when the EE Register is selected.

The contents of the EE register can also be shifted out serially through the Dout pin. This mode is enabled by appropriately programming the Enhancement Register. In this mode, data exits the register on the rising edge of Clock, LSB (B_0) first, and is replaced with the data present on the Data input pin. Tables 7 and 12 define the settings required to enable this mode.

Table 8. Primary / Secondary / EE Register Bit Assignments

R_5	R_4	M_8	M_7	PB	M_6	M_5	M_4	M_3	M_2	M_1	M_0	R_3	R_2	R_1	R_0	A_3	A_2	A_1	A_0
B_0	B_1	B_2	B_3	B_4	B_5	B_6	B_7	B_8	B_9	B_{10}	B_{11}	B_{12}	B_{13}	B_{14}	B_{15}	B_{16}	B_{17}	B_{18}	B_{19}

Table 9. Frequency Register Selection

EESel	FSel	EELoad	Register Selected
0	1	0	Primary Register
0	0	0	Secondary Register
1	X	0	EE Register

Table 10. EE Register Load from EEPROM

EESel	EELoad	Function
_/‾	0	EEPROM → EE Register
1	‾_	EEPROM → EE Register

File No. 70/0116~00C | UTSi ® CMOS RFIC SOLUTIONS

Enhancement Register

The Enhancement Register is a buffered serial shift register, loaded from the Serial Data Port. It activates special test and operating modes in the PLL. The bit assignments for these modes are shown in Table 11.

The functions of these Enhancement Register bits are shown in Table 12. A function becomes active when its corresponding bit is set HIGH. Note that bits 1, 2, 5, and 6 direct various data to the Dout pin, and for valid operation no more than one should be set HIGH simultaneously.

The Enhancement Register is buffered to prevent inadvertent control changes during serial loading. Data that has been loaded into the register is captured in the buffer and made available to the PLL on the falling edge of E_WR.

A separate control line is provided to enable and disable the Enhancement mode. Functions are enabled by taking the ENH control line LOW.

Table 11. Enhancement Register Bit Assignments

Reserved	EE Register Output	f_p output	Power down	Counter load	MSEL output	f_c output	Reserved
B_0	B_1	B_2	B_3	B_4	B_5	B_6	B_7

Table 12. Enhancement Register Functions

Bit Function		Description
Bit 0	Reserved	Program to 0
Bit 1	EE Register Output	Allows the contents of the EE Register to be serially shifted out Dout, LSB (B_0) first. Data is shifted on rising edge of Clock.
Bit 2	f_p output	Provides the M counter output at Dout.
Bit 3	Power down	Powers down all functions except programming interface.
Bit 4	Counter load	Immediate and continuous load of counter programming.
Bit 5	MSEL output	Provides the internal dual modulus prescaler modulus select (MSEL) at Dout.
Bit 6	f_c output	Provides the R counter output at Dout.
Bit 7	Reserved	Program to 0

EEPROM Programming

Frequency control data that is present in the EE Register can be written to the non-volatile EEPROM. All 20 bits are written simultaneously in a parallel operation. The EEPROM is guaranteed for at least 100 erase/write cycles.

Erase Cycle

The EEPROM should be taken through an erase cycle before writing data, since the write operation performs a logical AND of the EEPROM's current contents with the data in the EE Register. Erasing the EEPROM is accomplished by holding the S_WR, EESel, and EELoad inputs HIGH, then applying one ERASE programming voltage pulse to the V_{PP} input (see Table 13). The voltage source for this operation must be capable of supplying the EEPROM erase cycle current (I_{PP}_ERASE, Table 5). The timing diagram is shown in Figure 4.

Write Cycle

Using the Serial Data Port, the EE Register is first loaded with the desired data. The EEPROM is then programmed with this data by taking the S_WR input HIGH and EESel input LOW, then applying one WRITE programming voltage pulse to the V_{PP} input. The voltage source for this operation must be capable of supplying the EEPROM write cycle current (I_{PP}_WRITE, Table 5). The timing diagram of this operation is shown in Figure 5. Programming is completed by taking the EELoad input LOW.

Note that it is possible to erroneously overwrite the EE Register with the EEPROM contents before the write cycle begins by unneeded manipulation of the EELoad bit (see Table 10).

Table 13. EEPROM Programming

S_WR	EESel	EELoad	V_{PP}	Function
1	1	1	25ms @ −8.5V	Erase cycle
1	0	1	25ms @ +12.5V	Write cycle

Figure 4. EEPROM Erase Timing Diagram

Figure 5. EEPROM Write Timing Diagram

File No. 70/0116~00C | UTSi ® CMOS RFIC SOLUTIONS

Application Information

The PE83342 has been designed to allow a self-starting PLL synthesizer to be built, removing the need to have a micro-controller or other programming source load data into the device on power-up. It can be used as a remotely controllable PLL as well, since the EEPROM circuitry has been added to a complete PLL core (PE3339).

The PE83342's EEPROM can be programmed in-circuit, or prior to assembly using a socketed fixture. It can be reprogrammed a minimum of 100 times, but is not designed to support constant reprogramming of the EEPROM by an application.

Self-Starting Mode

In self-starting applications, the EE Register is used to control the device and must be selected per Table 9. Additionally, the contents of the EEPROM must be copied to the EE Register per Table 10, and device power must be stable for this transfer to be reliably accomplished. These requirements can be met by connecting a capacitor of 50pF-10uF (evaluation design uses 3.3uF) from the EESel pin to ground. The delay of the rising edge on EESel, created by the RC time constant of its 70k ohm internal pull-up resistor and the external capacitor, will allow device power to stabilize first, ensuring proper data transfer. This edge is adaptable by capacitor value selection. The Vcc applied to the IC must be settled first.

Evaluation and Programming Kit Support

To provide easy evaluation of the PE83342 and to also enable programming of small evaluation quantities, Peregrine has developed complete evaluation kits and programming kits for the PE83342 EEPROM PLLs.

Evaluation Kits

The evaluation kits consist of an evaluation board and support software enabling the user to evaluate the full functionality of the part. The EEPROM can be loaded with user specified values and then placed in a self start-up mode. Please refer to Table 14, Ordering Information, for the specific order codes.

Programming Kits

The programming kits consist of a programming board and support software that enables the user to program small quantities of devices for prototype evaluation and for small pre-production runs. Please refer to Table 14, Ordering Information, for the specific order codes

Large production quantities can be special programmed at Peregrine for an additional charge. Please contact Peregrine Sales for pricing and leadtime at *sales@peregrine-semi.com* .

Figure 6. Package Drawing

24-lead Plastic TSSOP

Table 14. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
83342-01	PE883342	PE883342-24TSSOP-62A	24-lead TSSOP	62 units / Tube
83342-02	PE883342	PE883342-24TSSOP-2000C	24-lead TSSOP	2000 units / T&R
83342-00	PE883342-EK	PE883342-24TSSOP-EK (TSSOP)	Evaluation Kit	1 / Box
83342-06	PE83342-06	PE83342-24TSSOP-PK (TSSOP)	Programming Kit	1 / Box

Sales Offices

United States

Peregrine Semiconductor Corp.
6175 Nancy Ridge Drive
San Diego, CA 92121
Tel 1-858-455-0660
Fax 1-858-455-0770

Japan

Peregrine Semiconductor K.K.
5A-5, 5F Imperial Tower
1-1-1 Uchisaiwaicho, Chiyoda-ku
Tokyo 100-0011 Japan
Tel: 03-3507-5755
Fax: 03-3507-5601

Europe

Peregrine Semiconductor Europe
Bâtiment Maine
13-15 rue des Quatre Vents
F- 92380 Garches, France
Tel 33-1-47-41-91-73
Fax 33-1-47-41-91-73

For a list of representatives in your area, please refer to our Web site at: ***http://www.peregrine-semi.com***

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a PCN (Product Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Peregrine products are protected under one or more of the following U.S. patents: 6,090,648; 6,057,555; 5,973,382; 5,973,363; 5,930,638; 5,920,233; 5,895,957; 5,883,396; 5,864,162; 5,863,823; 5,861,336; 5,663,570; 5,610,790; 5,600,169; 5,596,205; 5,572,040; 5,492,857; 5,416,043. Other patents are pending.